SoC RTL Designer

Job title:

SoC RTL Designer

Company

Lattice Semiconductor

Job description

Lattice Overview: There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation, and customer service, and to that focus, we bring total commitment and a keenly sharp competitive personality. Energy feeds on energy. If you flourish in a fast paced, results-oriented environment, if you want to achieve individual success within a “team first” organization, and if you believe you can contribute and succeed in a demanding yet collegial atmosphere, then Lattice may well be just what you’re looking for. Responsibilities & Skills:Lattice Semiconductor is seeking a SoC RTL Design Engineer to join the HW design team focused on IP design and full chip integration. This position is an opportunity to be part of a dynamic team with ample opportunity to contribute, learn, innovate and grow.Role specifics:This is a full-time individual contributor position located in Pune, India.The role will focus on FPGA projects concentrated in Pune and similar time zones.The qualified candidate will be working in RTL design, best-in-class coding styles, algorithms, and both Verilog and System Verilog.The qualified candidate will be working in SoC integration and associated quality checks including lint, CDC, RDC, SDC etc.The role requires to work with architect and micro-architect team to understand define design specificationsThe successful candidate will be open and willing to both (a) teach best-known-methods to an existing FPGA team and (b) learn from the team about the complications of highly programmable FPGA fabrics. This role carries the need to be both a strong educator and an open-minded student.Accountabilities:Serve as a key contributor to FPGA design efforts.Drive logic design of key FPGA blocks & full chip and bring best-in-class methodologies to accelerate design time and improve design quality.Ensuring design quality through assertions, checkers, and scripting.Develop strong relationships with worldwide teams.Mentor and develop strong partners and colleagues.Occasional travel as needed.Required Skills:BS/MS/PhD Electronics Engineering, Electrical Engineering, Computer Science or equivalent.5+ years of experience in driving logic design across a multitude of silicon projects.Expertise in SoC integration, defining micro-architecture and experience of selecting 3rd party IP.Experience in working with ARM processor, AXI, AMBA bus, ENET, PCIE, safety and security protocols, debug architecture will be plus.Familiarity with FPGA designs, use-cases, and design considerations is a plus.Independent worker and leader with demonstrated problem-solving abilities.Proven ability to work with multiple groups across different sites and time zones.Lattice recognizes that employees are its greatest asset and the driving force behind success in a highly competitive, global industry. Lattice continually strives to provide a comprehensive compensation and benefits program to attract, retain, motivate, reward and celebrate the highest caliber employees in the industry.Lattice is an international, service-driven developer of innovative low cost, low power programmable design solutions. Our global workforce, some 800 strong, shares a total commitment to customer success and an unbending will to win. For more information about how our , and programmable devices help our customers unlock their innovation, visit . You can also follow us via , , or . At Lattice, we value the diversity of individuals, ideas, perspectives, insights and values, and what they bring to the workplace. Applications are welcome from all qualified candidates.LatticeFeel the energy.

Expected salary

Location

Pune, Maharashtra – Lint, Antwerpen

Job date

Sun, 16 Feb 2025 01:47:07 GMT

To help us track our recruitment effort, please indicate in your email/cover letter where (jobsnear.net) you saw this job posting.