Principal Verification Engineer (DDR/Memory)

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality.  

Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health.  

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.  

Job Title: Principal Verification Engineer (Memory) 

Location: Cork 

Reports to: Design Engineering Director  

Job Overview:  

The Cadence Silicon Solutions Group (SSG) develop leading edge Intellectual Property (IP) for a variety of High-Tech Markets. The Cadence IP solutions allow our Customers to tackle IP-to-SoC development in a system context, enabling them to focus on product differentiation and to reduce time to volume.  

This is an opportunity to join a development team designing state-of-the-art DDR memory controllers to be used in a wide range of applications including Datacenter, Edge computing, Automotive, and AI. Cadence is a leading provider of IP solutions for the biggest names in the technology industry.   

The Principal Verification Engineer will be based in Cork, as part of an experienced Controller IP Team with long established Controller development sites in Europe, US and India.  

Job Responsibilities:  

• Architecture of Verification Environments for complex IP such as Ethernet, CXL, Storage.  
• Development of UVM-SV Scoreboards for self-checking regressions.  
• Development of Functional Coverage as part of Metric Driven Verification Environments.  
• Development of SystemVerilog Assertions for use in Formal and Simulation Environments.  
• Definition and Management of Verification Plans (vPlans) using Cadence vManager tools.  
• Creation and Management of Automated Regression Environments, e.g. Jenkins.  
• Participation in Technical Review Meetings and Checklist Reviews as part of ISO-9001.   
• Close Collaboration with Design Engineers to debug complex test scenarios. 
• Improve quality and efficiency and help refine development process for greater productivity of the team through automation and improved methods. 
• Work across disciplines with Design, Support, Delivery, Application Engineers, PHY team, etc.  

Job Qualifications:  

• Degree in Electrical/Electronic Engineering, Microelectronics, or a related discipline.  
• 10-15 years’ experience in microelectronics/EDA industry.  
• Experience of SystemVerilog Constrained Random Verification essential.   
• Experience of Metric Driven Verification (MDV) essential.  
• Excellent oral and written English essential.  
• Self-motivated with excellent planning, interpersonal, and communication skills.  

Additional Skills/Preferences:   

• Experience of Front-end design tools covering LINT, Synthesis, CDC Analysis preferred.  
• Experience of Quality processes, such as ISO-9001 & ISO-26262 preferred.  
• AXI and/or CHI-E experience is highly desirable. 

Additional Information:  

Cadence is committed to equal employment opportunity and employment equity throughout all levels of the organization. We strive to attract a qualified and diverse candidate pool and encourage diversity and inclusion in the workplace.   

We’re doing work that matters. Help us solve what others can’t.

Read Full Description